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Abstract—Achieving DC fault tolerance in modular
multilevel converters requires the use of a significant
number sub-modules which are capable of generating
a negative voltage. This results in an increase in the
number of IGBT devices in the current path, resulting
in an increase in conduction losses within the converter.
This paper introduces a thyristor augmented multilevel
structure called a Power-Group, offering both negative
voltage capability as well as a low conduction loss state,
which can be used to construct high efficiency DC fault
tolerant converters. When combined with the Alternate
Arm Converter topology the power-group concept has
been found to result in a converter topology that exhibits
very low power-losses, high quality AC and DC current
waveforms, while also achieving DC fault tolerance.
Index Terms—AC-DC power converters, HVDC trans-
mission, HVDC converters, Power transmission faults.
I. INTRODUCTION
THE Half-Bridge (HB) Modular MultilevelConverter (MMC) delivers a voltage source
converter (VSC) with high power efficiency and
controllability [1]. However it remains weak to DC-
side faults because of the inability of its stacks to
generate a negative output voltage, leading to an
uncontrolled fault current path through the anti-
parallel diodes in the lower IGBT of each SM.
If DC fault tolerance is a required feature of the
converter, as it may be in overhead line applications
or multi-terminal networks, then this issue could be
solved by replacing some of the HB sub-modules
(SMs) with Full-Bridge (FB) SMs in a hybrid design
[2]. Other options for achieving DC fault tolerance
include designing the converter with different SM
arrangements, such as the Clamp-Double-SM (CD-
SM) [3], Semi-Full-Bridge [4], Diode Clamp SM
(DC-SM) [5] and Clamp Single SM (CS-SM) [6].
Other hybrid converter topologies, with different op-
erating principles to the MMC, such as the Alternate
Arm Converter (AAC) [7] have also been proposed
to address this issue.
None of these IGBT based solutions are capable
of achieving the same efficiency levels as the HB-
MMC, due to the extra IGBTs within the conduction
path. This paper details part of an investigation into
a multilevel structure for achieving voltage source
converters which combines thyristors and IGBTs.
Thyristors have vastly superior conduction charac-
teristics as well as higher available rated blocking
voltages, which results in Line Commutated Con-
verter (LCC) based HVDC having higher efficien-
cies than current VSC technology can achieve. For
example an 8 kV thyristor conducting a load current
of 1500 A can be expected to have a forward voltage
drop in the region of 1.5 V, while a 3.3 kV IGBT
can be expected to have a forward voltage drop in
the region of 3 V. This paper proposes a hybrid
structure which combines IGBT based SMs and
thyristor valves, in an attempt to achieve LCC ef-
ficiency levels whilst retaining VSC controllability.
The commutation of the thyristor valves within this
structure is controlled by the sub-modules which
allows full independent control of real and reactive
power to be retained. This structure is combined
with the AAC to form a voltage source converter
with low losses, high quality DC and AC current
waveforms, and tolerance to DC side faults.
II. POWER GROUPS
A Power-Group, shown in Fig. 1, is a modular
structure comprised of a series stacks of SMs in
2one branch, with a parallel branch containing anti-
parallel thyristor valves in series with a commu-
tating inductance. The stack of SMs is capable
of generating a voltage output, while the thyristor
branch acts as a low impedance bypass path which
can be used when the stack of SMs within the
power-group is not required to generate a voltage.
The thyristor branch can be commutated off when
required by applying a voltage generated by the
stack of SMs across the commutating inductor.
Power-groups could be series connected in a similar
manner to sub-modules to form a stack or chain-
link valve within a modular converter. By using
a series connected arrangement of power-groups,
any multilevel converter based upon SMs could
potentially be constructed.
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Fig. 1. Left: Power-Group structure of a stack of full-bridge SMs in
parallel with an anti-parallel pair of thyristor valves and series com-
mutating inductance. Right: Series connected power-groups formed
into a valve stack.
The thyristor valve within each power-group can
be utilised when the SMs within the power-group
are required to generate zero volts. Opportunities to
do this can be created by dividing the overall voltage
waveform of the stack between power-groups so that
they are mostly assigned to either generate their
full available output voltage (i.e. switching in all
SMs within the power-group) or generate zero volts.
One power-group within the arm will generate an
intermediate voltage, so as to allow fine current
control. This is illustrated in Fig. 2 for the case
of an MMC which has been augmented with five
power-group structures per converter arm. The top
sub-plot shows how the stack voltage is divided
between the five power-groups within the arm. The
middle sub-plot shows the voltage generated by the
SMs within the first power-group within the arm. It
can be seen that the power-group mostly generates
either zero volts, or its full available voltage. For a
small part of the cycle, it generates an intermediate
voltage. The lowest sub-plot shows the path that
the arm current takes through the first power-group.
When the power-group is generating a voltage, the
arm current flows through the SMs and the thyristor
valves are in a blocking state. When the power-
group is set to generate zero volts, the thyristor
valve is fired, and the current commutated from the
SM path within the power-group into the thyristor
valve. When the power-group is required to generate
a voltage again, the current is commutated from the
thyristor valve back into the SMs.
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Fig. 2. Top: Composition of an arm voltage by 5 power-groups,
Middle and Bottom: Voltage and current waveforms of a single
power-group.
A power-groups augmented converter retains the
same voltage and current waveforms through its
valves but with its SMs clustered within the power-
groups. For this reason, the number of SMs per
power-group is defined as NSM = NPG × NSMPG
where NSM is the number of SM per stack in
the non-augmented version of the converter, NPG
is the number of power-groups in a stack and
NSMPG is the number of SM per power-groups,
3as illustrated in Fig. 1. To illustrate the operation
of the power-groups, the electrical waveforms for a
±300 kV DC MMC augmented with only 5 power-
groups is shown in Fig. 2. In this example, each of
these power-groups thus consists of 67 SMs rated
at 1.8 kV (5 × 67 × 1.7 kV ≈ 600 kV ). From
an isolation design requirement perspective, power-
groups with such large number of SMs may be
difficult to construct. Instead, power-groups with
a much lower number of SMs would result in a
more modular solution, with an easier design. As
an example, Grid Solution’s MaxSine product uses
racks of 8 SMs to construct modular converters. A
power-group could be formed of one of these racks,
with the thyristor valve and associated ancillary
equipment located at one end of the rack.
A. Turn-On and Turn-Off Control
In power-groups, the turn-on and turn-off of the
thyristor valve can be actively controlled by using
the parallel stack of SMs to generate voltage which
will drive a circulating current around the power-
group, either forcing the current into or out of the
thyristor valve. This is illustrated in Fig. 3 for the
case of the turn-off of the thyristor valve.
In order to control this turn-on and turn-off, there
must be some level of inductance included with
the thyristor valve within each power-group. This
inductance limits the di/dt through the thyristor
valve during both turn-on and turn-off, preventing
damage to the thyristor during turn-on and limiting
the magnitude of the reverse recovery current at
turn-off. It also forms an important part of the dV/dt
snubbering across the thyristor valve.
The size of the voltage applied by the stack of
SMs during both turn-on and turn-off has a large
impact on both the required size of the commutating
inductance as well as the amount of losses that will
be incurred within the thyristor valve at turn-off. A
full SM voltage, in the region of 1.8-2.0 kV could be
used to apply the voltages required to turn-on and
turn-off the thyristor valve. This leads to voltages
in the region of 600 V being applied across each
thyristor in the example power-group design during
both turn-on and turn-off. To limit the di/dt through
the thyristor valve to a value of 10 A/s in this would
require a commutating inductance of at least 200 µH
to be included in each power-group.
One potential method of generating a low voltage,
which could be used to control both the turn-on and
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Fig. 3. Turn-off of power-group thyristor valve - arm current is
commutated from the thyristor valve to the sub-module branch within
the power-group. (a) Current Paths for Arm Current and Reverse
Recovery Current. (b) Thyristor and Stack Currents.
turn-off of the power-group thyristor, case would
be to use the difference between two SM voltages
to generate the commutating voltage. By switching
one SM in the positive direction and another in the
negative direction, the differential voltage between
the two SMs could be placed across the thyristor
valve. This may allow voltages in the region of 100-
200 V to be used, lessening the required size of the
commutating inductor, and decreasing the turn-off
losses experienced within the thyristor valve. For a
power-group design that contain 8 SMs this would
result in commutating voltages in the region of 33-
60 V per thyristor being achievable, reducing the
required size of the commutating inductor, as well
as reducing the turn-off losses incurred in the valve.
This concept is illustrated in Fig. 4. This method of
generating the commutating voltage is applicable to
any power-group structure with at least two SMs,
one of which must be capable of generating a
negative output voltage.
The results of a SPICE simulation is shown in
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Fig. 4. Intermediate SM commutating voltage generation.
Fig. 5, where the turn-off procedure of the thyristor
valve is demonstrated for different sizes of com-
mutation inductor. The thyristor is modelled using
the exponential decay model following the method
presented in [8]. The thyristor valve is commutated
by a small differential reverse voltage generated
by two SMs in the parallel stack (t = 0ms), as
explained above. This commutates the current from
the thyristor valve back into the SM path. The
magnitude of the differential voltage decreases due
to the charging/discharging action of the arm current
on the opposing two SM capacitors. After the thyris-
tor has been commutated, a larger reverse voltage is
applied across the thyristor valve (t = 0.3ms) for
the remainder of the thyristor hold-off time. This
is done to ensure the thyristor valve fully turns-off
and regains its forward voltage blocking capability.
The losses incurred within the valve are below two
joules in all cases (colour coding in the bottom plot
of Fig. 5 corresponding to the inductor size in the
top plot), similar in magnitude to the turn-off loss
within a high power IGBT for a single switching
event.
III. THE AUGMENTED TRAPEZOIDAL
ALTERNATE ARM CONVERTER
The thyristor branch in each power-group can
only be used when the parallel SMs in that power-
group are not required to generate a voltage output.
To make the best utilisation of the power-group
concept it is therefore desirable to have a converter
topology that requires the stack of power-groups
within each arm to generate close to zero volts
when the current flowing through the arm is highest,
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Fig. 5. Turn-off procedure using differential voltage generation.
and only requires the stacks to generate a high
voltage when the arm current is low in magnitude.
A converter topology based upon the Extended
Overlap Alternate Arm Converter (EO-AAC) [9],
[10] has been found to give good performance. This
converter topology has been named the Augmented
Trapezoidal Alternate Arm Converter (AT-AAC), to
reflect the use of power-groups (augmented), and
the different third harmonic used (trapezoidal). It
has also been found that the director switches can
be eliminated with little to no efficiency penalty,
though with a required increase in the number of
power-groups included within each converter arm.
The converter operates at the same nominal AC to
DC ratio as the EO-AAC, in order to achieve smooth
arm current waveforms. The details of a simulation
model of the AT-AAC used in simulation in the
following section are given in Table. I. A circuit
diagram of the AT-AAC is given in Fig. 6.
IV. SIMULATION RESULTS
Figure. 7 shows the internal waveforms of the
AT-AAC when it is operating at 1 pu inverting
power. The yellow line shows the sum voltage
capability of the power-groups within the arm that
are not utilising their power-group thyristors. The
controller that has been implemented to manage the
utilisation of the power-groups can be seen to do an
adequate job of ensuring that the converter also has
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AT-AAC - SPECIFICATION
Characteristic Value
DC Voltage (kV) ±300
AC Voltage (kV) 490
DC Current (kA) 1.5
N. of PGs per Valve 50
N. of SMs per PG 8
N. of SMs per Valve 400
SM Capacitor Size (mF) 5.8
N. of IGBTS per Valve 1600
N. of Thyristors per Valve 300
V
DC
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Fig. 6. Circuit Diagram of Augmented Trapezoidal Alternate Arm
Converter.
enough voltage capability to meet the demand from
the current controller, while also making good use
of the power-group thyristors. The controller also
takes into account the energy level in the power-
groups when distributing the voltage generation
duty between them, resulting in a different thyristor
conduction pattern for each fundamental cycles. The
lower three sub-plots of Fig. 7 focus on the first
power-group (of 50) within the upper arm of phase
A. In this topology it has been found to be possible
for close to 80% of the overall conduction path,
averaged across the cycle, to be through the power-
group thyristors, rather than the IGBTs located
within the SMs. It can be seen that for the portions
of the cycle when the power-group is generating
zero-volts, the thyristor is fired. When the power-
group’s SMs are required to generate a voltage
again, the thyristor valve is commutated off. After
a hold-off period, where the thyristor valve is held
reverse biased, the power-group becomes available
to generate a voltage again.
Power loss estimates of the AT-AAC are given in
Table. II. The converter exhibits power-losses below
0.3% rated power at several operating conditions,
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Fig. 7. AT-AAC operating at 1 pu inverting power.
with a major reduction in IGBT conduction losses
due to the use of the thyristor bypass branches.
The power-losses at all operating points are lower
than those in a half-bridge MMC and are on par
with what the efficiencies achievable using LCC
technology.
TABLE II
POWER-LOSSES OF AT-AAC ACROSS THE P/Q ENVELOPE (%
RATED POWER)
P (pu) 1 1 1 -1 -1 -1
Q (pu) 0 0.3 -0.3 0 0.3 -0.3
IGBT Conduction 0.176 0.232 0.143 0.143 0.172 0.128
IGBT Switching 0.078 0.102 0.069 0.071 0.090 0.066
Thyristor Conduction 0.048 0.045 0.055 0.053 0.054 0.057
Thyristor Turn-Off 0.013 0.013 0.012 0.013 0.012 0.012
Thyristor Turn-On 0.006 0.007 0.006 0.006 0.007 0.005
Snubber Loss 0.017 0.018 0.019 0.015 0.021 0.018
Overall Loss 0.339 0.417 0.303 0.301 0.356 0.286
A simulation in Matlab/Simulink of an AT-AAC
riding through a DC fault is given in Fig. 8. The con-
verter is connected to a remote DC source through
a 200 km distributed parameter cable model. A pole
to pole fault on the DC network occurs at t=0.1 s.
The DC voltage quickly collapses and oscillates due
to ringing in the DC cable. The converter detects
6the DC fault and initiates the turn-off procedure
for all power-groups that have active thyristors. At
the same time, the converter drops its active power
set-point. The utilisation of the power-groups limits
the converters dynamic response at the start of the
fault, resulting in a mild over-current occurring in
the converter. The over-current is well within the
turn-off capabilities of the IGBTs and so is not
considered an issue. After the power-group turn-
off procedure has completed the converter regains
its full voltage capability and full current control is
restored. The DC current is then driven to zero by
the converter.
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Fig. 8. AT-AAC riding through a pole to pole DC fault.
V. CONCLUSION
This paper has introduced the concept of power-
groups, a multilevel structure comprised of a series
arrangement of SMs with a parallel thyristor branch
which is used to provide a low impedance bypass
path. This structure can be used as a building block
to construct a series stack, for use in modular
converter applications. The operation of the power-
group has been described, in particular how the
turn-on and turn-off of the thyristor valve can be
controlled by the SMs within the power-group. By
combining the power-group concept with the Alter-
nate Arm Converter a new voltage source converter
with high efficiency and controllability. Simulation
results indicate that efficiencies greater than the
half-bridge modular multilevel converter may be
achievable, while also retaining tolerance to DC side
faults.
VI. ACKNOWLEDGEMENTS
The authors would like to express their gratitude
to Francisco Moreno, formerly of Grid Solutions,
who worked on this project. The authors would also
like to pay respects to the late Prof. Colin Oates who
passed away suddenly during this project.
REFERENCES
[1] A. Lesnicar and R. Marquardt, “An innovative modular mul-
tilevel converter topology suitable for a wide power range,”
in Power Tech Conference Proceedings, 2003 IEEE Bologna,
vol. 3, 2003, pp. 6 pp. Vol.3–.
[2] G. P. Adam, K. H. Ahmed, and B. W. Williams, “Mixed cells
modular multilevel converter,” in 2014 IEEE 23rd International
Symposium on Industrial Electronics (ISIE), June 2014, pp.
1390–1395.
[3] R. Marquardt, “Modular multilevel converter: An universal
concept for hvdc-networks and extended dc-bus-applications,”
in Power Electronics Conference (IPEC), 2010 International,
June 2010, pp. 502–507.
[4] K. Ilves, L. Bessegato, L. Harnefors, S. Norrga, and H. P. Nee,
“Semi-full-bridge submodule for modular multilevel convert-
ers,” in 2015 9th International Conference on Power Electronics
and ECCE Asia (ICPE-ECCE Asia), June 2015, pp. 1067–1074.
[5] X. Li, W. Liu, Q. Song, H. Rao, and S. Xu, “An enhanced mmc
topology with dc fault ride-through capability,” in Industrial
Electronics Society, IECON 2013 - 39th Annual Conference of
the IEEE, Nov 2013, pp. 6182–6188.
[6] P. ZHAO, C. WANG, J. XU, B. ZONG, and C. ZHAO,
“A sub-module topology of mmc with dc fault ride-through
capability,” Power System Technology, vol. 38, no. 12, p.
3441, 2014. [Online]. Available: http://www.dwjs.com.cn/EN/
abstract/article 25769.shtml
[7] M. M. C. Merlin, T. C. Green, P. D. Mitcheson, D. R. Trainer,
R. Critchley, W. Crookes, and F. Hassan, “The alternate arm
converter: A new hybrid multilevel converter with dc-fault
blocking capability,” IEEE Transactions on Power Delivery,
vol. 29, no. 1, pp. 310–317, Feb 2014.
[8] J. Bernardes and S. Swindler, “Modeling and analysis of
thyristor and diode reverse recovery in railgun pulsed power
circuits,” in 2005 IEEE Pulsed Power Conference, June 2005,
pp. 79–82.
[9] F.J.Moreno, M. Merlin, D. Trainer, T. Green, and K. Dyke,
“Zero phase sequence voltage injection for the alternate arm
converter,” in AC and DC Power Transmission, 11th IET
International Conference on, Feb 2015, pp. 1–6.
[10] P. D. Judge, G. Chaffey, P. Clemow, M. M. C. Merlin, and
T. C. Green, “Hardware testing of the alternate arm converter
operating in its extended overlap mode,” International High
Voltage Direct Current 2015 Conference (HVDC2015), 2015.
[Online]. Available: http://hdl.handle.net/10044/1/27345
